

2.3

sub x28, x28, x24  
slli x28, x28, 2  
add x10, x10, x28  
lw x12, 0(x10)  
sw x12, 32(x11)

Aumentando que é um array de int

8 \* 4 = 32

2.7

slli x28, x28, 3  
slli x29, x29, 3  
add x28, x10, x28  
add x29, x10, x29  
lw x12, 0(x28)  
lw x13, 0(x29)  
add x12, x12, x13  
sw x12, 32(x11)

2.9

addi x30, x10, 8  
Op: 0010011  
Rs1: 01010  
Rd: 11110  
Tipo: I  
Imm: 0000 0000 1000

addi x31, x10, 8  
Op: 0010011  
Rs1: 01010  
Rd: 11111  
Tipo: I  
Imm: 0000 0000 0000

sd x31, 0(x30)  
Op: 0100011  
Rs1: 11110  
Rd: 11111  
Tipo: S  
funct3: 011

sd x30, 0(x30)  
Op: 0000011  
Rs1: 11110  
Rd: 11110  
Tipo: I  
Imm: 0000 0000 0000

add x5, x30, x31  
Op: 0110011  
Rs1: 11110  
Rd: 00101  
Rs2: 11111  
Tipo: R  
funct3: 000  
funct7: 000

2.10

Op: 1000  
Rd: 1101  
1101  
+ 1000  
0101

2

Overflow

3

1000  
10011  
1011

x30: B000 0000 0000 0000

4

Não overflow

5

1000  
10101  
1101

x30: D000 0000 0000 0000

6

Overflow na primeira add  
Nada me lembra

2.17

x7 = 0x00000000AAAA AAAA 0  
x7 = 0x12345678 ABAB EFEF 0

2

x7 = 0x12345678 12345678 0

3

x7 = 0x00000000 15555555  
x7 = 0x00000000 0000 545

2.12

Op: 0000 0001 0000 1000 0000 1011 0011

Op: 0110011

Rd: 0001 -> x1

funct: 000

add x1, x1, x1

Ra: 0000 -> x1

Rd: 0000 -> x1

funct7: 0000000

2.13

sw x5, 32(x30)

imm: 000001 | 00101 | 11110 | 010 | 00000 | 0100011  
Op: 0000011

Op: 2 5 F 2 0 2 3 -> 025F2023h

2.14

Op: 0x33 -> 0110011

Tipo: R

SUB x6, x7, x5

2.15

ld x3, 4(f27) Tipo: I

2.18

```

SRLi x5, x5, 11
SLLi x5, x5, 26
AND x6, x6, FFFFFFFF03FFFFFFh
OR x5, x5, x6

```

2.19

```
XORi x5, x6, -1
```

2.21

```
x6 = 2 //
```

2.24

```
.1 x5 = 2 //
```

```
.3 4N+1
```

2.25

```

LI x7, 0
FOR1:
    BGE x7, x5, END
    ADDI x7, x7, 1
    LI x29, 0
FOR2:
    BGE x29, x6, FOR1
    ADD x28, x7, x29
    SLLI x27, x29, 2
    ADD x27, x10, x27
    LW x28, 0(x27)
    ADDI x29, x29, 1
} FOR2:
END:

```

2.26

Unai1  $(7+1) \times 10 + (8 \times 9) + 2 = 109$

```
LI x12, 8
```

LOOP:

2.36

```

ADDI x11, x11, 1
OR x10, x11, x10
SLLI x10, x10, 4
OR x10, x11, x10
SLLI x10, x10, 4
BGE x11, x12, END
} LOOP

```

2.40

.1  $0,70 \times 2 + 0,10 \times 6 + 0,2 \times 3 = 2,6 \text{ CPU}$

.2

$0,70 \times x + 0,10 \times 6 + 0,2 \times 3 = 2,6 \times 1,25$

$x = 2,9 \approx 3$

.3

$x = 3,8 \approx 4$

```

0 1000110
01000111

```

3.7

$185 = 10111001$

$122 = 01110110$

```

  1111
10111001
+01110110
-----
00110011 ← valor correto

```

3.8

$122 = 01110110$

$-122 = 10000110$

```

  10000110
+01110110
-----
00111100

```

4.12 Examine the difficulty of adding a proposed swap r1, r2 instruction to RISC-V.

Interpretation: Mem[Reg[r1]] = Reg[r2]; Reg[r1] = Reg[r2]

4.12.1 [5] <\$4.4> Which new functional blocks (if any) do we need for this instruction?

4.12.2 [10] <\$4.4> Which existing functional blocks (if any) require modification?

4.12.3 [5] <\$4.4> What new data paths do we need (if any) to support this instruction?

4.12.4 [5] <\$4.4> What new signals do we need (if any) from the control unit to support this instruction?

4.12.5 [5] <\$4.4> Modify Figure 4.21 to demonstrate an implementation of this new instruction.

4.12.1) X

4.12.2) Mudar o banco de registros de forma a aceitar 2 inputs

4.12.3) Alterar forma de passar um dos r1, r2 em forma para HW

4.12.4) Um controlador WE para o registro r1

4.13 Examine the difficulty of adding a proposed s s r1, r2, imm (Store Sum) instruction to RISC-V.

Interpretation: Mem[Reg[r1]] = Reg[r2] + immediate

4.13.1 [10] <\$4.4> Which new functional blocks (if any) do we need for this instruction?

4.13.2 [10] <\$4.4> Which existing functional blocks (if any) require modification?

4.13.3 [5] <\$4.4> What new data paths do we need (if any) to support this instruction?

4.13.4 [5] <\$4.4> What new signals do we need (if any) from the control unit to support this instruction?

4.13.1) 1 Mux

4.13.2) X

4.13.3) Ligar a saída da ALU ao Mux da DATA MEM e ligar

um mux à saída de dados da DATA MEM e ligar x1, a esse mux

4.13.4) Um controlador para o novo Mux

4.17 [10] <\$4.5> What is the minimum number of cycles needed to completely execute n instructions on a CPU with a k-stage pipeline? Justify your formula.

$$k + n - 1$$

4.18 [5] <\$4.5> Assume that x11 is initialized to 11 and x12 is initialized to 22. Suppose you executed the code below on a version of the pipeline from Section 4.5 that does not handle data hazards (i.e., the programmer is responsible for addressing data hazards by inserting NOP instructions where necessary).

addressing data hazards by inserting NOP instructions where necessary. What would the final values of registers x11 and x12 be?

```
addi x11, x12, 5
add x13, x11, x12
addi x14, x11, 15
add x15, x11, x11
```

$$x11 = 11 \quad x13 = 33$$

$$x12 = 22 \quad x14 = 26$$

4.19 [10] <\$4.5> Assume that x11 is initialized to 11 and x12 is initialized to 22. Suppose you executed the code below on a version of the pipeline from Section 4.5 that does not handle data hazards (i.e., the programmer is responsible for addressing data hazards by inserting NOP instructions where necessary). What would the final values of register x15 be? Assume the register file is written at the beginning of the cycle and read at the end of a cycle. Therefore, an ID stage will return the results of a WB stage occurring during the same cycle. See Section 4.7 and Figure 4.51 for details.

```
addi x11, x12, 5
add x13, x11, x12
addi x14, x11, 15
add x15, x11, x11
```

$$x15 = 2 \cdot 2 + 5 + 22 + 5 = 54$$

4.20 [5] <\$4.5> Add NOP instructions to the code below so that it will run correctly on a pipeline that does not handle data hazards.

```
addi x11, x12, 5
add x13, x11, x12
addi x14, x11, 15
add x15, x13, x12
```

addi x11, x12, 5

3x NOP (-1 se o registo for transparente ou a escrita for desfasada)

add x13, x11, x12

addi x14, x11, 15

2x NOP (-1 se o registo for transparente ou a escrita for desfasada)

add x15, x13, x12

4.21 Consider a version of the pipeline from Section 4.5 that does not handle data hazards (i.e., the programmer is responsible for addressing data hazards by inserting NOP instructions where necessary). Suppose that (after optimization) a typical n-instruction program requires an additional 4 \* n NOP instructions to correctly handle data hazards.

4.21.1 [5] <\$4.5> Suppose that the cycle time of this pipeline without forwarding is 200ps. Suppose also that adding forwarding hardware will reduce the number of NOPs from 4 \* n to .05 \* n, but increase the cycle time to 300ps. What is the speedup of this new pipeline compared to the one without forwarding?

4.21.2 [10] <\$4.5> Different programs will require different amounts of NOPs. How many NOPs (as a percentage of code instructions) can remain in the typical program before that program runs slower on the pipeline with forwarding?

4.21.3 [10] <\$4.5> Repeat 4.21.2, however, this time let n represent the number of NOP instructions relative to n. (In 4.21.2, n was equal to .4.) Your answer will be with respect to n.

Chapter 4 The Processor

4.21.4 [10] <\$4.5> Can a program with only .075 \* n NOPs possibly run faster on the pipeline with forwarding? Explain why or why not.

4.21.5 [10] <\$4.5> At minimum, how many NOPs (as a percentage of code instructions) must a program have before it can possibly run faster on the pipeline with forwarding?

$$4.21.1) \frac{1.4 \cdot n \cdot 250}{1.05 \cdot n \cdot 300} = 1.16$$

$$4.21.3) 300(1 + \frac{1}{n}) < 250(1 + \frac{4}{n})$$

$$4.21.2) \frac{1.4 \cdot n \cdot 250}{x \cdot n \cdot 300} < 1 \Rightarrow x < 1.167$$

$$4.21.4) 300 \cdot n < 250 \cdot (1 + \frac{0.075 \cdot n}{n}) \Rightarrow \text{vai sempre correr melhor mesmo com forwarding}$$

$$4.21.5) 0 < \frac{250x - 50}{300} \Rightarrow \frac{50}{250} < x < \frac{50}{250} + 1$$

4.24 [10] <\$4.7> Which of the two pipeline diagrams below better describes the operation of the pipeline's hazard detection unit? Why?

Choice 1:

```
ld x11, 0(x12): IF ID EX ME WB
add x13, x11, x14: IF ID EX ME WB
or x15, x16, x17: IF ID EX ME WB
```

Choice 2:

```
ld x11, 0(x12): IF ID EX ME WB
add x13, x11, x14: IF ID EX ME WB
or x15, x16, x17: IF ID EX ME WB
```

2 //

4.27 Problems in this exercise refer to the following sequence of instructions, and assume that it is executed on a five-stage pipelined datapath:

```
add x15, x12, x11
ld x13, 4(x15)
ld x12, 0(x2)
or x13, x15, x13
sd x13, 0(x15)
```

4.27.1 [5] <\$4.7> If there is no forwarding or hazard detection, insert NOPs to ensure correct execution.

4.27.2 [10] <\$4.7> Now, change and/or rearrange the code to minimize the number of NOPs needed. You can assume register x17 can be used to hold temporary values in your modified code.

4.27.3 [10] <\$4.7> If the processor has forwarding, but we forgot to implement the hazard detection unit, what happens when the original code executes?

4.27.4 [20] <\$4.7> If there is forwarding, for the first seven cycles during the execution of this code, specify which signals are asserted in each cycle by hazard detection and forwarding units in Figure 4.59.

```
4.27.1) add x15, x12, x11
3x NOP
ld x13, 4(x15)
ld x12, 0(x2)
2x NOP
or x13, x15, x13
3x NOP
sd x13, 0(x15)

4.27.2) add x15, x12, x11
3x NOP
ld x13, 4(x15)
ld x12, 0(x2)
2x NOP
or x13, x15, x13
3x NOP
sd x13, 0(x15)
```

4.27.3) Corre bem, não tem forwarding

4.27.4) MEM -> EX  
WB -> EX  
MEM -> EX

5.2 Caches are important to providing a high-performance memory hierarchy to processors. Below is a list of 64-bit memory addresses, given as word addresses.

```
0x03, 0xb4, 0x2b, 0x02, 0xbf, 0x5b, 0xbe, 0xe, 0xb5,
0x2c, 0xba, 0xfd
```

5.2.1 [10] <\$5.3> For each of these references, identify the binary word address, the tag, and the index given a direct-mapped cache with 16 one-word blocks. Also list whether each reference is a hit or a miss, assuming the cache is initially empty.

5.2.2 [10] <\$5.3> For each of these references, identify the binary word address, the tag, the index, and the offset given a direct-mapped cache with two-word blocks and a total size of eight blocks. Also list if each reference is a hit or a miss, assuming the cache is initially empty.

5.2.3 [20] <\$5.3, 5.4> You are asked to optimize a cache design for the given references. There are three direct-mapped cache designs possible, all with a total of eight words of data:

- C1 has 1-word blocks,
- C2 has 2-word blocks, and
- C3 has 4-word blocks.

$$5.2.1) \text{offset} = \log_2(1) = 0$$

$$\text{index} = \log_2(16) = 4$$

$$\text{tag} = \text{resto}$$

$$0x03$$

Aplicar para a resto

$$\text{tag} = 0000$$

Vai dar sempre MISS

$$\text{index} = 0011$$

$$5.2.2) \text{offset} = \log_2(2) = 1$$

$$\text{index} = \log_2(8) = 3$$

$$\text{tag} = 5$$

Address	Tag	Index	Offset	M/H
0x03	0000	001	1	M
0x04	1011	010	0	M
0x2b	0010	101	1	M
0x02	0000	001	0	H

5.2.3) Calcular o número de cada um

$$5.3.1) \text{offset} = \log_2(2) = 1$$

$$\text{index} = \log_2(8) = 3$$

$$\text{tag} = \log_2\left(\frac{32 \text{KB}}{2 \times 8 \text{B}}\right) = \log_2(2^4) = 4$$

$$\text{tag} = 64 - 1 - 11 = 52$$

$$5.3.2) \text{offset} = \log_2(16) = 4$$

$$\text{index} = \log_2(8) = 3$$

$$\text{tag} = \log_2\left(\frac{64 \text{KB}}{40 \times 8 \text{B}}\right) = \log_2\left(\frac{2^6}{2^4 \times 2^3}\right) = 6 - 7 = -1$$

$$\text{tag} = 64 - 9 - 3 = 52$$

5.19 Exercises

5.3.3 [5] <\$5.3> Explain why this 64 Kib cache, despite its larger data size, might provide slower performance than the first cache.

5.3.4 [10] <\$5.3, 5.4> Generate a series of read requests that have a lower miss rate on a 32 Kib two-way set associative cache than on the cache described in Exercise 5.3.1.

5.3.5) Tem mais hits, faz less misses

5.5 For a direct-mapped cache design with a 64-bit address, the following bits of the address are used to access the cache.

Tag	Index	Offset
63-10	9-5	4-0

5.5.1 [5] <\$5.3> What is the cache block size (in words)?

5.5.2 [5] <\$5.3> How many blocks does the cache have?

5.5.3 [5] <\$5.3> What is the ratio between total bits required for such a cache implementation over the data storage bits?

Beginning from power on, the following byte-addressed cache references are recorded.

Index	00	01	10	11	00	01	10	11	00	01	10	11
Mem	0	4	8	12	16	20	24	28	32	36	40	44

5.5.4 [20] <\$5.3> For each reference, list (1) its tag, index, and offset, (2) whether it is a hit or a miss, and (3) which bytes were replaced (if any).

5.5.5 [5] <\$5.3> What is the hit ratio?

5.5.6 [5] <\$5.3> List the final state of the cache, with each valid entry represented as a record of <index, tag, data>. For example,

<0, 3, Mem[0x00] - Mem[0x1F]>

$$5.5.1) 2^5 \text{ bits} \Rightarrow \frac{2^5}{2} = 4 \text{ words de 8 bytes}$$

$$5.5.2) 2^3 \text{ bits} = 32 \text{ blocks}$$

$$5.5.3) 32 \times 4 \times 8 = 2^5 \times 2^2 \times 2^3 = 2^{10} \text{ bytes} \Rightarrow 2^{10} \text{ bits} = 8192$$

$$2^3 + (5411) \times 32 = 9952$$

$$\frac{9952}{8192} = 1.21$$

$$5.5.6) <0, 3, 000h - 01Fh>$$

$$<1, 2, 800h - 81Fh>$$

$$<5, 0, 0A0h - 0BFh>$$

$$<7, 0, 0E0h - 0FFh>$$

$$5.5.5) HR = 33\%$$

Address	Tag	Index	Offset	M/H
00h	0h	0000	0000	M
04h	0h	0000	1111	H
10h	0h	0010	0100	H
84h	0h	0010	0100	M
E8h	0h	0011	0100	M
A0h	0h	1010	0000	M

Address	Tag	Index	Offset	M/H
00h	1h	0000	0000	M -> substituiu toda a linha (0x00-0x1F)
04h	0h	0000	1111	H -> substituiu toda a linha (0x00-0x1F)
10h	0h	0010	0100	H -> substituiu toda a linha (0x00-0x1F)
84h	0h	0010	0100	M -> substituiu toda a linha (0x00-0x1F)
E8h	0h	0011	0100	H -> substituiu toda a linha (0x00-0x1F)
A0h	2h	0010	0000	M -> substituiu toda a linha (0x00-0x1F)