


1a) Describe the most important characteristics, number of bits, and typical frequency of conversion of a successive approximation voltmeter helping with a diagram of the voltmeter.



A SAR ADC (or voltmeter) works by successively comparing the input voltage to a given voltage, generate in a binary search style.

To do so a DAC is needed to generate the voltage. To keep the generated voltage a S&H block is needed, and to compare it to the input a comparator is needed.

So  $V_{in}$  is compared firstly to half the dynamic range of the ADC, if higher the first bit is set to 1. If lower the first bit is instead set to 0. And so on, increasing or decreasing the generated voltage to try to match the input voltage the best it can.

12 to 18 bits

500 kHz to 10 MHz

1b) Is it possible to realize a SAR voltmeter through a pipeline architecture? Then, draw the block diagram of a SAR voltmeter with 16 bit realized with an ADC of 8 bit.

No. SAR  $\rightarrow$  One bit at the time during several comparisons.

Pipeline  $\rightarrow$  bits by stage, with a latency

1c) Is it possible to realize a flash converter through a pipelined architecture?

Also No. Flash  $\rightarrow$  All bits at the same time

Pipeline  $\rightarrow$  bits by stage, with a latency

1d) An A/D converter with 16 bit, frequency of conversion 500 kS/s, with internal noise with variance  $\sigma^2 = 4 \times 10^{-8} V^2$ , a dynamic from 0V to 3V. Calculate the number of equivalent bits of the converter.

$$m = 16 \text{ bit}$$

$$f_s = 500 \text{ kHz}$$

$$\sigma_{im}^2 = 4 \times 10^{-8} V^2$$

$$D = 0 - 3V$$


$$\Delta V = \frac{D}{2^m}$$

$$\sigma_q^2 = \frac{\Delta V^2}{12} = \frac{D^2}{2^{2m} 12} \approx 1.75 \times 10^{-12} V^2$$

$$ENOB = m_e = m - \frac{1}{2} \log_2 \left( \frac{\sigma_c^2}{\sigma_q^2} \right) \Rightarrow m_e = m - \frac{1}{2} \log_2 \left( \frac{\sigma_q^2 + \sigma_{im}^2}{\sigma_q^2} \right) \approx 12 \text{ bit}$$

$$\sigma_c^2 = \sigma_q^2 + \sigma_{im}^2 + \sigma_{Ext}^2$$

2a) Briefly describe briefly, helping with a block diagram, a time interval measurement in a counter.



2b) Write in boxes below how many counts are displayed on a counter in frequency measurement mode with an opening of 100 ms to measure a sinusoidal frequency of 10 kHz

$$t = 100 \text{ ms} \rightarrow f_{\text{res}} = 10 \text{ Hz}$$

0	0	0	1	0	0	0
---	---	---	---	---	---	---

 $\times 10 \text{ Hz}$ 
 $f_{\text{in}} = 10 \text{ kHz}$ 

$$\frac{f_{\text{in}}}{f_{\text{res}}} = 1000$$

2c) What it is displayed measuring the same frequency of 10 kHz in period configuration using an internal clock of 5 MHz?

0	0	0	0	5	0	0
---	---	---	---	---	---	---

 $\times 200 \text{ ms}$ 

$$T_{\text{res}} = \frac{1}{f_{\text{clk}}} = 200 \text{ ns}$$

$$T_{\text{in}} = \frac{1}{f_{\text{in}}} = 100 \mu\text{s}$$

$$\frac{T_{\text{in}}}{T_{\text{res}}} = 500$$

The internal temperature of a processor varies proportionally with the velocity of the fan mounted on it. If we set the following velocities expressed in rounds per minute (RPM) you measure these temperatures:

V (RPM)	1250	1500	1750	2000	2250
T (°C)	55	48	44	42	39

3a) find empirically the relationship between velocity and temperature


Linear regression  $T = \alpha V + \beta$

$$\alpha = \frac{m \sum_{i=1}^m T_i V_i - \sum_{i=1}^m T_i \sum_{i=1}^m V_i}{m \sum_{i=1}^m V_i^2 - \left( \sum_{i=1}^m V_i \right)^2} = -0.0152$$

$$\beta = \frac{\sum_{i=1}^m T_i - \alpha \sum_{i=1}^m V_i}{m} = 72.2$$

$$T = -0.0152V + 72.2$$

3b) Plot on a graph the experimental points and the obtained regression curve.



3c) Knowing that the maximum velocity of the fan is 2250 rpm, how much is the temperature of the processor at 20% of it's maximum velocity?

$$V_{max} = 2250 \rightarrow 0.2 V_{max} = 450 \Rightarrow T = -0.0152 \cdot 450 + 72.2 = 65.36^\circ\text{C}$$

With a DAQ board we want to acquire the following signals:

V1: a square wave, duty cycle 50%, period 1 ms, amplitude 0-5V, with 20 points per period

V2: a sine wave alternated at 25 kHz with peak amplitude of 1V

4a) What is the correct modality of acquisition and the number of channels necessary to acquire the two signals?

Single mode and 2 channels

4b) Calculate the maximum frequency of the internal ADC in order to acquire the two signals.

$$\begin{aligned} V_1: f_s &= 20 \cdot \frac{1}{1 \cdot 10^{-3}} = 20 \text{ kHz} \\ V_2: f_s &= 2 \cdot 25 \times 10^3 = 50 \text{ kHz} \end{aligned} \Rightarrow f_{\text{ADC}} = n_{\text{ch}} \times \max\{f_s\} = 2 \times 50 \text{ kHz} = 100 \text{ kHz}$$

4c) If the board has an ADC with dynamic from -5V to +5V, and 14 bits, what will be the resolution of the ADC?

$$\begin{aligned} D &= \pm 5 \text{ V} \\ n &= 14 \end{aligned} \quad \Delta V = \frac{D}{2^n} = \frac{10}{2^{14}} \approx 610 \text{ } \mu\text{V} = 0.61 \text{ mV}$$